

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Assistant Commissioner for Patents  
Washington, D.C. 20231

Atty. Dkt.: 550-316

Date: February 25, 2002

Sir:

Attached for filing is the patent application of:

Inventor: DORNAN, C. et al.

Entitled: PROGRAM INSTRUCTION INTERPRETATION

and including attachments as noted below:

☒ Newly executed Declaration, ☐ Copy of Declaration from prior application, ☒ Abstract  
39 pages of specification and claims (including 39 numbered claims), and  
21 sheets of accompanying drawing/s.

☒ Record the attached assignment and return to the undersigned.☐ Attached is a Power of Attorney.☒ Priority is hereby claimed under 35 U.S.C. § 119 based on the following foreign applications:

Application Number	Country	Day/Month/Year Filed
0113198.6	UK	31/05/2001

, respectively, the entire content of which is hereby incorporated by reference in this application..

☒ Certified copy(ies) of foreign application(s) is/are attached.☐ Certified copy(ies) filed on \_\_\_\_\_ in prior appln. no. \_\_\_\_\_ filed \_\_\_\_\_☐ Please amend the specification by inserting the following paragraph before the first line: --This application claims the benefit of Provisional Application No. \_\_\_\_\_, filed \_\_\_\_\_, the entire content of which is hereby incorporated by reference in this application.--☐ Please amend the specification by inserting the following paragraph before the first line: --This application is a ☐ continuation/☐ division/☐ continuation-in-part of Application No. \_\_\_\_\_, filed \_\_\_\_\_, the entire content of which is hereby incorporated by reference in this application.--☐ Petition filed in prior application to extend its life to insure co-pendency.☐ The prior application is assigned to \_\_\_\_\_☐ It is hereby requested that the Examiner consider the art cited in the parent application by applicant and/or the Examiner for the reasons stated therein. A listing of that art is attached.☐ Applicant claims "small entity" status. ☐ "Small entity" statement attached.☐ Please enter the attached and/or below preliminary amendment prior to calculation of filing fee:

☐ Also attached: ☐ Information Disclosure Statement; ☐ Non-Publication Request; ☐ Nucleotide and/or Amino Acid Sequence Submission; ☐ Statement deleting Inventor(s) named in prior application; ☐ Other:

**FILING FEE IS BASED ON CLAIMS AS FILED LESS ANY HEREWITH CANCELED**

Basic Filing Fee		\$	740.00
Total effective claims	39 - 20 (at least 20) = 19	x \$ 18.00	\$ 342.00
Independent claims	3 - 3 (at least 3) = 0	x \$ 84.00	\$ 0.00
If any proper multiple dependent claims now added for first time, add \$280.00 (ignore improper)			\$ 0.00
		<b>SUBTOTAL</b>	\$ 1082.00
If "small entity," then enter half (1/2) of subtotal and subtract		-\$ ( 0.00)	
		<b>SECOND SUBTOTAL</b>	\$ 1082.00
Assignment Recording Fee (\$40.00)		\$	40.00
		<b>TOTAL FEE ENCLOSED</b>	\$ 1,122.00

Any future submission requiring an extension of time is hereby stated to include a petition for such time extension.

The Commissioner is hereby authorized to charge any deficiency in the fee(s) filed, or asserted to be filed, or which should have been filed herewith (or with any paper hereafter filed in this application by this firm) to our **Account No. 14-1140**. A duplicate copy of this sheet is attached.

1100 North Glebe Road, 8<sup>th</sup> Floor  
Arlington, Virginia 22201-4714  
Telephone: (703) 816-4000  
Facsimile: (703) 816-4100  
SCS:ecb

**NIXON & VANDERHUYE P.C.**  
By Atty: Stanley C. Spooner, Reg. No. 27,393

Signature: \_\_\_\_\_

11046 U.S. PTO  
10/081215  
02/25/02

This Page Blank (uspto)



INVESTOR IN PEOPLE

The Patent Office  
Concept House  
Cardiff Road  
Newport  
South Wales  
NP10 8QQ

J1046 U.S. PTO  
10/081215



I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.


In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.

**CERTIFIED COPY OF  
PRIORITY DOCUMENT**

Signed:



Dated: 13 February 2002



***This Page Blank (uspto)***

Patents Act 1977

Patents Act 1977  
(Rule 16)



The Patent Office

Cardiff Road  
Newport  
Gwent NP9 1RH

# Request for a grant of a patent

(See the notes on the back of this form you can also get an explanatory leaflet from the Patent Office to help you fill in this form)

31 MAY 2001

1. Your reference P011322GB

2. Patent application number  
(The Patent Office will fill in this part)

**0113198.6**

01JUN01 E633563-7 D02246  
P01/7700 0.00-0113198.6

3. Full name, address and postcode of the  
or of each applicant  
(underline all surnames)

ARM Limited  
110 Fulbourn Road  
Cherry Hinton  
Cambridge  
CB1 9NJ  
United Kingdom

Patents ADP number (if you know it)

7498124002

If the applicant is a corporate body, give  
the country/state of its incorporation

United Kingdom

4. Title of the invention

Program Instruction Interpretation

5. Name of your agent (if you have one)

D YOUNG & CO

"Address for service" in the United Kingdom  
to which all correspondence should be sent  
(including the postcode)

21 NEW FETTER LANE  
LONDON  
EC4A 1DA

Patents ADP number (if you know it)

59006 ✓

6. If you are declaring priority from  
one or more earlier patent  
applications, give the country and  
date of filing of the or each of these  
earlier applications and (if you know  
it) the or each application number

Country

Priority application  
number  
(if you know it)

Date of filing  
(day/month/year)

1st

2nd

3rd

7. If this application is divided or otherwise  
derived from an earlier UK application,  
give the number and filing date of the  
earlier application

Number of earlier  
application

Date of filing  
(day/month/year)

8. Is a statement of inventorship and of right to grant of a patent

required in support of this request? (Answer 'Yes' if:

- a) any applicant named in part 3 is not an inventor, or  
b) there is an inventor who is not named as an applicant, or  
c) any named applicant is a corporate body.

See note (d))

Yes

9. Enter the number of sheets for any of the following items you are filing with this form. Do not count copies of the same document

Continuation sheets of this form	0
Description	32
Claim(s)	7
Abstract	1
Drawing(s)	20 + 20

10. If you are also filing any of the following, state how many against each item

Priority Documents	0
Translation of Priority Documents	0
Statement of inventorship and right to grant of a patent (Patents Form 7/77)	3
Request for preliminary examination and search (Patents Form 9/77)	1
Request for substantive examination (Patents Form 10/77)	0
Any other documents (Please specify)	0

11.

I/We request the grant of a Patent on the basis of this application.

Signature

Date

**D YOUNG & CO**  
Agents for the Applicants

31 May 2001

12. Name and daytime telephone number of person to contact in the United Kingdom

Nigel Robinson

023 80719500

**Warning**

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

**Notes**

a) If you need help to fill in this form or you have any questions, please contact the Patent Office on 01645 500505.

b) Write your answers in capital letters using black ink or you may type them.

c) if there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheets should be attached to this form.

d) If you answered 'Yes' Patents Form 7/77 will need to be filed.

e) Once you have filled in the form you must remember to sign and date it.

f) For details of the fee and ways to pay please contact the Patent Office.

## PROGRAM INSTRUCTION INTERPRETATION

This invention relates to the field of data processing systems. More particularly, this invention relates to mechanisms for interpreting program instructions  
5 into data processing operations within data processing systems.

It is known to provide data processing systems using interpreted program instructions. An example of program instructions that may require interpretation are Java bytecodes. These Java bytecodes typically require interpretation into one or  
10 more native instructions of a target processor core. The interpretation may generate the native instructions or control signals equivalent to the native instructions.

A problem that arises is that different Java Virtual Machines may choose differing mappings between at least some of the bytecodes that form program  
15 instructions and the data processing operations being represented. This is allowed for in the Java architecture in that a block of configurable bytecodes is provided, such as for use to represent resolved quick forms of desired instructions. There is an inherent difficulty between a desire to provide hardware mechanisms for interpreting such bytecodes and the variability of the bytecode mappings that may need representing for  
20 different Java Virtual Machines. In particular, it is strongly undesirable to need to provide different hardware for each different Java Virtual Machine.

One way of dealing with the above problem might be to use a software interpreter for any Java bytecode that does not have a fixed mapping. Whilst this does  
25 provide a working solution, it introduces a significant performance degradation since software interpretation of the programmable quick form program instructions introduces a significant slowing of what are performance critical instructions.

Viewed from one aspect the present invention provides apparatus for  
30 processing data under control of a set of program instructions that map upon interpretation to data processing operations to be performed, said apparatus comprising:

a fixed mapping hardware interpreter operable to interpret a fixed mapping group of said set of program instructions, whereby a program instruction from said

fixed mapping group maps to a fixed sequence of one or more data processing operations; and

5 a programmable mapping hardware interpreter operable to interpret a programmable mapping group of said program instructions, whereby a program instruction from said programmable mapping group maps to a sequence of one or more data processing operation that varies in dependence upon programming of said programmable mapping hardware interpreter.

10 The invention provides a synergistic combination of a fixed mapping hardware interpreter and a programmable mapping hardware interpreter. The programmable mapping hardware interpreter may be used for performance critical program instructions (bytecodes) that may vary their mapping depending upon the implementation concerned.

15 In strongly preferred embodiments the bulk of variable or non-supported mappings may be dealt with by a software execution unit (such as a software interpreter or just in time compiler) when these are non performance critical. This reduces the hardware requirements of the system. Thus, the programmable mapping hardware interpreter can be focused upon the performance critical mappings to  
20 produce a significant performance gain with relatively little additional hardware overhead.

The implementation of the technique is significantly simplified when the programmable mapping hardware interpreter has a fixed set of data processing  
25 operations (or more generally sequences of one or more data processing operations) to which program instructions may be mapped. This has the result that the hardware need only serve to generate the fixed and known interpreted instruction sequence whilst flexibility is maintained at the abstract level at which a program instruction (bytecode) is mapped to one of those fixed processing operations.

30

Preferred embodiments of the invention utilise a programmable translation table for translating between program instructions and data processing operations to be performed, as represented by operation values.



The programmable translation table may conveniently be provided in the form of a content addressable memory or a random access memory.

5 In order to prevent a user seeking to program the programmable translation table with mappings that are not supportable with the programmable mapping hardware interpreter, there is advantageously provided an invalid entry trap. Since the number of processing operations that may be mapped to is relatively small, the provision of such a trapping mechanism is advantageously straightforward.

10 The technique may be used in a variety of situations, but is particularly well suited to situations in which program instructions are being mapped to data processing operations equivalent to one or more native program instructions on a target processing core. This type of hardware accelerated interpretation is strongly desirable and well suited to the particular task of Java bytecode interpretation.

15 The provision of a software interpreter in combination with the fixed mapping hardware interpreter and the programmable mapping hardware interpreter allows a guaranteed level of coverage for all program instructions since any that cannot be handled by the hardware interpreters can be passed to the software interpreter, which  
20 whilst it may be slow, can use complex and detailed software techniques to provide the desired interpretation.

It will be appreciated that the fixed mapping hardware interpreter and the programmable mapping hardware interpreter could be provided as separate entities,  
25 but are preferably provided in the form of circuitry whereby at least a portion of their hardware is shared. More particularly, the programmable mapping from a program instruction into a fixed representation for the hardware concerned is the principal distinguishing feature of the programmable mapping hardware interpreter and this can be provided by special purpose hardware, such as the above described programmable  
30 translation tables, with the hardware required to take a fixed representation of a program instruction and generate an interpreted form to drive processing operations being shared between the two different types of hardware interpreter.

The additional processing overhead of providing the programmable mapping within the programmable mapping hardware translator may be reduced in impact by the provision of a translation pipeline stage within which program instructions that are buffered may be subject to the desired programmable mapping prior to them being  
5 required for further processing in subsequent pipeline stages.

Viewed from another aspect the present invention also provides a method of processing data under control of a set of program instructions that map upon interpretation to data processing operations to be performed, said method comprising  
10 the steps of:

using a fixed mapping hardware interpreter to interpret a fixed mapping group of said set of program instructions, whereby a program instruction from said fixed mapping group maps to a fixed sequence of one or more data processing operations;  
and

15 using a programmable mapping hardware interpreter to interpret a programmable mapping group of said program instructions, whereby a program instruction from said programmable mapping group maps to a sequence of one or more data processing operations that varies in dependence upon programming of said programmable mapping hardware interpreter.

20 A complementary aspect of the present invention takes the form of a computer program product for controlling a data processing apparatus to provide interpretation of a set of program instructions that map upon interpretation to sequences of one or more data processing operations to be performed, said computer program product comprising:  
25

mapping configuration logic operable to program a programmable mapping hardware interpreter to interpret a programmable mapping group of program instructions, whereby a program instruction from said programmable mapping group maps to a sequence of one or more data processing operation that varies in  
30 dependence upon programming of said programmable mapping hardware interpreter.

As well as the invention being embodied within a physical system that carries out the desired mapping and a method of performing the desired mapping, the invention also expresses itself in the form of support computer program code that will

typically be used to configure the programmable mapping hardware interpreter prior to its use.

Embodiments of the invention will now be described, by way of example only,  
5 with reference to the accompanying drawings in which:

Figure 1 illustrates a data processing system incorporating bytecode translation hardware;

10 Figure 2 schematically illustrates software instruction interpretation of bytecodes;

Figure 3 is a flow diagram schematically representing the operation of a code fragment within the software instruction interpreter that ends with a sequence  
15 terminating instruction;

Figure 4 is an example of a code fragment executed in place of a bytecode;

Figure 5 illustrates an example data processing system that does not have  
20 hardware bytecode execution support;

Figure 6 is a flow diagram illustrating the software instruction interpreter action when operating with the system of Figure 5;

25 Figure 7 illustrates the mapping between Java bytecodes and processing operations;

Figure 8 illustrates a programmable translation table in the form of a content addressable memory;

30 Figure 9 illustrates a programmable translation table in the form of a random access memory;

Figure 10 is a flow diagram schematically illustrating the initialising and programming of a programmable translation table;

5 Figure 11 is a diagram schematically illustrating a portion of the processing pipeline within a system that performs Java bytecode interpretation;

Figure 12 schematically illustrates a variable length instruction spanning two instruction words and two virtual memory pages;

10 Figure 13 schematically illustrates a portion of a data processing system pipeline including a mechanism for dealing with prefetch aborts of the type illustrated in Figure 12;

15 Figure 14 gives a logical expression that is one way of specifying how a prefetch abort of the type illustrated in Figure 12 may be detected;

Figure 15 schematically illustrates an arrangement of support code for abort handling and instruction emulation;

20 Figure 16 is a flow diagram schematically illustrating the processing performed to deal with prefetch aborts of variable length byte code instructions;

Figure 17 illustrates the relationship between an operating system and various processes controlled by that operating system;

25

Figure 18 illustrates a processing system including a processor core and a Java accelerator;

30 Figure 19 is a flow diagram schematically illustrating the operations of an operating system in controlling the configuration of a Java accelerator;

Figure 20 is a flow diagram schematically illustrating the operation of a Java Virtual Machine in conjunction with a Java acceleration mechanism that it is using in controlling the configuration of the Java acceleration mechanism;

Figure 21 illustrates a data processing system incorporating bytecode translation hardware as in Figure 1, further incorporating a floating point subsystem;

5        Figure 22 illustrates a data processing system incorporating bytecode translation hardware as in Figure 1 and a floating point subsystem as in Figure 21, further incorporating a floating point operation register and an unhandled operation state flag;

10       Figure 23 shows the ARM floating point instructions generated for Java floating point instructions;

Figure 24 shows a sequence of ARM instructions that might be generated by the Java acceleration hardware for the Java 'dmul' and 'dcmpg' instructions;

15       Figure 25 shows the sequence of operations when executing a 'dmul' instruction followed by a 'dcmpg' instruction where an unhandled floating point operation is caused by execution of the FCMPD instruction generated by the Java acceleration hardware for the Java 'dmul' instruction, the sequence of operations shown is for a system using imprecise unhandled operation detection corresponding to  
20       Figure 22;

Figure 26 shows the state of the Floating Point Operation Register and the Unhandled Operation State Flag after execution of the FMULD instruction in Figure 25;

25

Figure 27 shows the sequence of operations when executing a 'dmul' instruction followed by a 'dcmpg' instruction where an unhandled floating point operation is caused by execution of the FCMPD instruction generated by the Java acceleration hardware for the Java 'dcmpg' instruction, the sequence of operations  
30       shown is for a system using imprecise unhandled operation detection corresponding to Figure 22;

Figure 28 shows the state of the Floating Point Operation Register and the Unhandled Operation State Flag after execution of the FCMPPD instruction in Figure 27;

Figure 29 shows the sequence of operations when executing a 'dmul' instruction followed by a 'dcmpg' instruction where an unhandled floating point operation is caused by execution of the FMULD instruction generated by the Java acceleration hardware for the Java 'dmul' instruction, the sequence of operations shown is for a system using precise unhandled operation detection corresponding to Figure 21; and

Figure 30 shows the sequence of operations when executing a 'dmul' instruction followed by a 'dcmpg' instruction where an unhandled floating point operation is caused by execution of the FCMPPD instruction generated by the Java acceleration hardware for the Java 'dcmpg' instruction, the sequence of operations shown is for a system using precise unhandled operation detection corresponding to Figure 21.

Figure 1 illustrates a data processing system 2 that incorporates a processor core 4, such as an ARM processor, and bytecode translation hardware 6 (also called Jazelle). The processor core 4 includes a register bank 8, an instruction decoder 10 and a datapath 12 for performing various data processing operations upon data values stored within the registers of the register bank 8. A register 18 is provided which includes a flag 20 which controls whether the bytecode translation hardware 6 is currently enabled or disabled. In addition, a register 19 is provided which includes a flag 21 which indicates whether the bytecode translation hardware is currently active or inactive. In other words flag 21 indicates whether the data processing system is currently execute Java bytecodes or ARM instructions. It will be appreciated that in other embodiments the registers 18 and 19 could be a single register containing both the flags 20 and 21.

In operation, if Java bytecodes are being executed and the bytecode translation hardware 6 is active, then Java bytecodes are received by the bytecode translation hardware 6 and serve to generate a sequence of corresponding ARM instructions (in this particular non-limiting example embodiment), or at least processor core controlling signals representing ARM instructions, that are then passed to the

processor core 4. Thus, the bytecode translation hardware 6 may map a simple Java  
 bytecode to a sequence of corresponding ARM instructions that may be executed by  
 the processor core 4. When the bytecode translation hardware is inactive, it will be  
 bypassed and normal ARM instructions can be supplied to the ARM instruction  
 5 decoder 10 to control the processor core 4 in accordance with its native instruction  
 set. It will be appreciated throughout that the sequences of ARM instructions could  
 equally be sequences of Thumb instructions and/or mixtures of instruction from  
 different instruction sets and such alternatives are envisaged and encompassed.

10 It will be appreciated that the bytecode translation hardware 6 may only  
 provide hardware translation support for a subset of the possible Java bytecodes that  
 may be encountered. Certain Java bytecodes may require such extensive and abstract  
 processing that it would not be efficient to try and map these in hardware to  
 corresponding ARM instruction operations. Accordingly, when the bytecode  
 15 translation hardware 6 encounters such a non-hardware supported bytecode, it will  
 trigger a software instruction interpreter written in ARM native instructions to  
 perform the processing specified by that non-hardware supported Java bytecode.

The software instruction interpreter may be written to provide software  
 20 support for all of the possible Java bytecodes that may be interpreted. If the bytecode  
 translation hardware 6 is present and enabled, then only those Java bytecodes that are  
 non-hardware supported will normally be referred out to the relevant code fragments  
 within the software instruction interpreter. However, should bytecode translation  
 hardware 6 not be provided, or be disabled (such as during debugging or the like),  
 25 then all of the Java bytecodes will be referred to the software instruction interpreter.

Figure 2 schematically illustrates the action of the software instruction  
 interpreter. A stream of Java bytecodes 22 represents a Java program. These Java  
 bytecodes may be interspersed with operands. Thus, following execution of a given  
 30 Java bytecode, the next Java bytecode to be executed may appear in the immediately  
 following byte position, or may be several byte positions later if intervening operand  
 bytes are present.

As shown in Figure 2, a Java bytecode BC4 is encountered which is not supported by the bytecode translation hardware 6. This triggers an exception within the bytecode translation hardware 6 that causes a look up to be performed within a table of pointers 24 using the bytecode value BC4 as an index to read a pointer P#4 to a code fragment 26 that will perform the processing specified by the non-hardware supported bytecode BC4. A base address value of the table of pointers may also be stored in a register. The selected code fragment is then entered with R14 pointing to the unsupported bytecode BC4.

As illustrated, as there are 256 possible bytecode values, the table of pointers 24 contains 256 pointers. Similarly, up to 256 ARM native instruction code fragments are provided to perform the processing specified by all the possible Java bytecodes. (There can be less than 256 in cases where two bytecodes can use the same code fragment). The bytecode translation hardware 6 will typically provide hardware support for many of the simple Java bytecodes in order to increase processing speed, and in this case the corresponding code fragments within the software instruction interpreter will never be used except if forced, such as during debug or in other circumstances such as prefetch aborts as will be discussed later. However, since these will typically be the simpler and shorter code fragments, there is relatively little additional memory overhead incurred by providing them. Furthermore, this small additional memory overhead is more than compensated by the then generic nature of the software instruction interpreter and its ability to cope with all possible Java bytecodes in circumstances where the bytecode translation hardware is not present or is disabled.

It will be seen that each of the code fragments 26 of Figure 2 is terminated by a sequence terminating instruction BXJ. The action of this sequence terminating instruction BXJ varies depending upon the state of the data processing system 2 as will be illustrated in Figure 3. Figure 3 is a flow diagram illustrating in a highly schematic form the processing performed by a code fragment 26 within the software instruction interpreter. At step 28, the operation specified by the Java bytecode being interpreted is performed. At step 30, the next Java bytecode to be executed is read from the bytecode stream 22 and the bytecode pointer within the Java bytecode stream 22 corresponding to this next Java bytecode is stored within a register of the



register bank 8, namely R14. Thus, for the Java bytecode BC4 of Figure 2, the next Java bytecode will be BC5 and register R14 will be loaded with a pointer to the memory location of the Java bytecode BC5.

5           At step 32, the pointer within the table of pointers 24 corresponding to the next Java bytecode BC5 is read from the table of pointers 24 and stored within a register of the register bank 8, namely register R12.

10           It will be appreciated that Figure 3 illustrates the steps 28, 30 and 32 being performed separately and sequentially. However, in accordance with known programming techniques the processing of steps 30 and 32 may be conveniently interleaved within the processing of step 28 to take advantage of otherwise wasted processing opportunities (cycles) within the processing of step 28. Thus, the processing of steps 30 and 32 can be provided with relatively little execution speed  
15           overhead.

          Step 34 executes the sequence terminating instruction BXJ with register R14 specified as an operand.

20           Prior to executing the BXJ instruction at step 34, the state of the system has been set up with the pointer to the next Java bytecode within the Java bytecode stream 22 being stored within register R14 and the pointer to the code fragment corresponding to that next Java bytecode being stored within the register R12. The choice of the particular registers could be varied and none, one or both specified as  
25           operands to the sequence terminating instruction or predetermined and defined by the architecture.

          Steps 28, 30, 32 and 34 are predominantly software steps. The steps subsequent to step 34 in Figure 3 are predominantly hardware steps and take place  
30           without separate identifiable program instructions. At step 36, the hardware detects whether or not the bytecode translation hardware 6 is active. It does this by reading the register flag values for the presence and the enablement of the bytecode translation hardware 6. Other mechanisms for determining the presence of active bytecode translation hardware 6 are also possible.

If bytecode translation hardware 6 is present and enabled, then processing proceeds to step 38 at which control is passed to the bytecode translation hardware 6 together with the contents of the register R14 specifying the bytecode pointer to a  
 5 bytecode within the bytecode stream 22 which the bytecode translation hardware 6 should attempt to execute as its next bytecode. The action of the code fragment 26 illustrated then terminates.

Alternatively, if the determination at step 36 is that there is no bytecode  
 10 translation hardware 6 or the bytecode translation hardware is disabled, then processing proceeds to step 40 at which a jump within the native ARM instruction code is made to commence execution of the code fragment within the software instruction interpreter that is pointed to by the address stored within register R12. Thus, rapid execution of the next code fragment is initiated yielding an advantage in  
 15 processing speed.

Figure 4 illustrates a particular code fragment in more detail. This particular example is an integer addition Java bytecode, whose mnemonic is iadd.

20 The first ARM native instruction uses the bytecode pointer in register R14 incremented by one to read the next bytecode value (an integer add instruction does not have any following bytecode operands and so the next bytecode will immediately follow the current bytecode). The bytecode pointer in register R14 is also updated with the incremented value.

25 The second and third instructions serve to retrieve from the stack the two integer operand values to be added.

30 The fourth instruction takes advantage of what would otherwise be a wasted processing cycle due to register interlocking on register R0 to retrieve the address value of the code fragment for the next bytecode stored in register R4 and store this address within register R12. A register Rexc is used to store a base pointer to the start of the table of pointers 24.

The fifth instruction performs the integer add specified by the Java bytecode.

The sixth instruction stores the result of the Java bytecode back to the stack.

5       The final instruction is the sequence terminating instruction BXJ specified with the operand R12. The register R12 stores the address of the ARM code fragment that will be needed to software interpret the next Java bytecode should software interpretation be required. The execution of the BXJ instruction determines whether or not there is present enabled bytecode translation hardware 6. If this is present, then  
10       control passes to this bytecode translation hardware 6 together with the operand stored in register R14 specifying the next bytecode address. If active bytecode translation hardware 6 is not present, then execution of the code fragment for the next bytecode as pointed to by the address value within register R12 is started.

15       Figure 5 schematically illustrates a data processing system 42 similar to that of Figure 1 except that in this case no bytecode translation hardware 6 is provided. In this system flag 21 always indicates that ARM instructions are being executed and attempts to enter Java bytecode execution with a BXJ instruction are always treated as though the bytecode translation hardware 6 were disabled, with flag 20 being ignored.

20       Figure 6 illustrates a flow diagram of the processing performed by the system 42 in executing a Java bytecode. This is similar to the processing of Figure 3 in that the same software interpreter code is being used except that in this case when the sequence terminating instruction BXJ is executed, there is never the possibility of  
25       hardware bytecode support and accordingly processing always continues with a jump to execute the code fragment pointed to by R12 as being the code fragment for the next Java bytecode.

30       It will be appreciated that the software instruction interpreter in this case is provided as ARM native instructions. The software instruction interpreter (and other support code) may be provided as a separate computer program product in its own right. This computer program product may be distributed via a recording medium, such as a floppy disk or a CD or might be dynamically downloaded via a network link. In the context of embedded processing applications, to which the present

invention is particularly well suited, the software instruction interpreter may provided as firmware within a read only memory or some other non-volatile program storage device within an embedded system.

5           Figure 7 illustrates the relationship between Java bytecodes and the processing operations that they specify. As will be seen from Figure 7, the 8-bit Java bytecodes provide 256 possible different bytecode values. The first 203 of these Java bytecodes are subject to fixed bindings as specified within the Java standard, to corresponding processing operations, such as iadd discussed previously. The last two Java  
10   bytecodes, namely 254 and 255, are described in The Java Virtual Machine Specification as being implementation defined. Therefore a Java implementation is free to assign fixed bindings to these bytecodes. Alternatively a Java implementation may choose to treat these as having programmable bindings. Jazelle specifies fixed bindings for these bytecodes. Between bytecode values 203 and 253 inclusive,  
15   programmable bindings may be specified as desired by a user. These are typically used to provide bindings between bytecodes and processing operations, such as quick form bytecodes that are resolved during run time (see The Java Virtual Machine Specification, authors Tim Lindholm and Frank Yellin, publishers Addison Wesley, ISBN 0-201-63452-X).

20

It will be appreciated from Figure 7 that whilst hardware accelerated interpretation techniques are well suited to dealing with the fixed bindings, these techniques are less well suited to dealing with the programmable bindings. Whilst it would be possible to treat all of the programmable bindings using software  
25   interpretation techniques, such as interpreting of the relevant bytecodes to be represented by corresponding code fragments, this would be slow for what in some cases can be performance critical bytecodes.

Figure 8 illustrates one form of programmable translation table. This  
30   programmable translation table 100 is in the form of a content addressable memory. A bytecode to be translated is input to a CAM lookup array 102. If this array 102 contains a matching bytecode entry, then a hit is generated that causes a corresponding operation specifying value to be output, i.e.

if there is a matching bytecode entry in the CAM table, then the hardware uses the operation specifying code to determine an operation to be performed in hardware, performs that operation and moves on to the next bytecode;

if there is not a matching bytecode entry in the CAM table, then the bytecode  
5 is treated as non-hardware supported and its code fragment is called.

In this example, the operation specifying values are 4-bit values and the CAM entry that has given rise to the hit corresponds to bytecode bc6. As will be understood from Figure 7, all of the bytecodes that may be subject to such programmable  
10 translation have their most significant two bits as "1" and accordingly only the least significant 6 bits of the bytecode need be input to the array 102.

The programmable translation table 100 in this example has eight entries. The number of entries present may be varied depending upon the amount of hardware  
15 resources that it is desired to dedicate to this task. In some examples only four entries may be provided, whilst in other ten entries may be appropriate. It may also be possible to provide an entry for every possible programmable binding bytecode.

It will be appreciated that if the programmable mapping resources available  
20 are first filled with the most critical translation, then less critical translations may be subject to software interpretation. The provision of the software interpreter in combination with the programmable translation table allows the configuration of the system and the programming of the table to be made without it being necessary to know how many table entries are available since if the table overflows, then the  
25 required translations will be trapped and performed by the software interpreter.

Figure 9 illustrates a second example programmable translation table 104. In this example the translation table is provided in the form of a random access memory with the bytecode to be translated to be input to a decoder 106 which treats the  
30 bytecode as an address to an RAM array 108 of 4-bit words each representing an operation specifying code. In this case an operation specifying code will always be found for the bytecode. As a result, this type of table uses one extra operation specifying code, which specifies "call the code fragment for this bytecode".

Figure 10 is a schematic flow diagram illustrating the initialisation and configuration of a programmable mapping hardware interpreter having the form of the example of Figure 8. In practice, different portions of the actions illustrated in this flow diagram are respectively performed by software initialisation instructions and the hardware responding to those instructions.

At step 110, a table initialisation instruction is executed that serves to clear all existing table entries and set a pointer to the top entry in the table. Subsequent to this, initialisation code may execute to load mappings into the translation table using program instructions such as coprocessor register loads. The different forms of these table loading instructions can vary depending upon the particular circumstances and environment. The programmable mapping hardware interpreter system responds to these instructions by receiving a program instruction value, such as a Java bytecode, and the operation value to be associated with this at step 112. At step 114, unsupported operation trap hardware checks that the operation value being programmed is one that is supported by that programmable mapping hardware interpreter. Different programmable mapping hardware interpreters may support different sets of operation values and so may be provided with their own specific trap hardware. The trap hardware can be relatively simple if a particular system for instance knows that it supports operation values 0,1,2,3,4,5,6,7,8,10, but not 9. A hardware comparator at step 114 can compare the operation value for equality with a value of 9 and reject the programming by diverting processing to step 116 if a 9 detected.

Assuming that step 114 indicates that the operation value is supported, then step 118 checks to determine whether or not the end of the programmable mapping table has already been reached. If the programmable mapping table is already full, then processing again proceeds to step 116 without a new mapping being added. The provision of step 118 within the hardware means that the support code may seek to program the programmable mapping table without a knowledge of how many entries are available with the hardware merely rejecting overflowing entries. Thus, the programmer should place the most critical mappings at the start of the table programming to ensure that these take up slots that are available. The avoidance of

the need for the support code to know how many programmable slots are available means that a single set of support code may operate upon multiple platforms.

5 Assuming the table has a vacant entry, then the new mapping is written into that entry at step 120 and the table pointer then advanced at step 122.

At step 116, the system tests for more program instruction values to be programmed into the programmable mapping table. Step 116 is typically a software step with the support code seeking to program as many mappings as it wishes during  
10 initialisation of the system.

In the case of initialising a RAM table as shown in Figure 9, the process described above in relation to Figure 10 may be followed subject to the following modifications:

15 that in step 110, the table is cleared by setting all table entries in array 108 of Figure 9 to "call the bytecode fragment for this bytecode" rather than by setting the array 102 in Figure 8 so that each entry does not match any bytecode;  
that in step 110, there is no translation table pointer to be initialised;  
that step 118 does not exist, because there is no translation table pointer;  
20 that step 120 becomes "write operation value to table entry indicated by program instruction value"; and  
that step 122 does not exist, since there is no translation table pointer.

Figure 11 illustrates a portion of a processing pipeline that may be used for  
25 Java bytecode interpretation. The processing pipeline 124 includes a translation stage 126 and a Java decode stage 128. A subsequent stage 130 could take a variety of different forms depending upon the particular implementation.

Words from the Java bytecode stream are loaded alternately into the two  
30 halves of the swing buffer 132. Normally, multiplexor 133 selects the current bytecode and its operands from swing buffer 132 and delivers it via multiplexor 137 to latch 134. If swing buffer 132 is empty because the pipeline has been flushed or for some other reason, then multiplexor 135 selects the correct bytecode directly from the incoming word of the Java bytecode stream and delivers it to latch 134.

The first cycle of decode for a bytecode is done by the first cycle decoder 146, acting on the bytecode in latch 134. In order to allow for cases where a hardware-supported bytecode has operands, further multiplexors select the operands from swing buffer 132 and deliver them to the first cycle decoder 146. These multiplexors are not shown in the figure, and are similar to multiplexors 133. Typically, the first cycle decoder 146 has more relaxed timing requirements for the operand inputs than for the bytecode input, so that a bypass path similar to that provided by multiplexors 135 and 137 and latch 134 is not required for the operands.

If the swing buffer 132 contains insufficient operand bytes for the bytecode in latch 134, then the first cycle decoder 146 stalls until sufficient operand bytes are available.

The output of the first cycle decoder 146 is an ARM instruction (or set of processor core controlling signals representing an ARM instruction) which is passed to the subsequent pipeline stage 130 via the multiplexor 142. A second output is an operation specifying code which is written to latch 138 via multiplexor 139. The operation specifying code contains a bit 140 which specifies whether this is a single-cycle bytecode.

On the next cycle, the following bytecode is decoded by the first cycle decoder 146 as previously described. If bit 140 indicates a single-cycle bytecode, then that bytecode is decoded and controls the subsequent pipeline stage 130 as previously described.

If bit 140 instead indicates a multicycle bytecode, then the first cycle decoder 146 is stalled and the multicycle or translated decoder 144 decodes the operation specifying code in latch 138 to produce an ARM instruction (or set of processor core controlling signals representing an ARM instruction), which the multiplexor 142 passes to the subsequent pipeline stage 130 instead of the corresponding output of the first cycle decoder 146. The multicycle or translated decoder also produces a further operation specifying code which is written to latch 138 via multiplexor 139, again instead of the corresponding output of the first cycle decoder 146. This further



operation specifying code also contains a bit 140 which specifies whether this is the last ARM instruction to be produced for the multicycle bytecode. The multicycle or translated decoder 144 continues to be generate further ARM instructions as described above until bit 140 indicates that the last ARM instruction has been produced, and then the first cycle decoder 146 ceases to be stalled and produces the first ARM instruction for the following bytecode.

The process described above is modified in three ways when the bytecode in latch 134 needs to be translated. First, the bytecode is extracted from the swing buffer 132 by the multiplexor 133 and translated by the bytecode translator 136, producing an operation specifying code which is written to latch 138 via multiplexor 139. This operation specifying code has bit 140 set to indicate that the last ARM instruction has not been produced for the current bytecode, so that multiplexor 142 and multiplexor 139 will select the outputs of the multicycle or translated decoder 144 in place of those of the first cycle decoder 146 on the first cycle of the translated bytecode.

Secondly, the multicycle or translated decoder 144 generates all of the ARM instructions to be passed to the subsequent pipeline stage 130 and their corresponding further operation specifying codes to be written back into latch 138, rather than only generating those after the first cycle as it would for a bytecode that does not require translation.

Thirdly, if the bytecode was written directly to latch 134 via multiplexor 135 and so was not present in the swing buffer 132 and could not have been translated by the bytecode translator 136 on the previous cycle, then the first cycle decoder 146 signals the bytecode translator 136 that it must restart and stalls for a cycle. This ensures that when the first cycle decoder 146 ceases to stall, latch 138 holds a valid operation specifying code for the translated bytecode.

It will be seen from Figure 11 that the provision of a translation pipeline stage enables the processing required by the programmable translation step to effectively be hidden or folded into the pipeline since the buffered instructions may be translated in advance and streamed into the rest of the pipeline as required.

It will be seen in Figure 11 that in this example embodiment the fixed mapping hardware interpreter can be considered to be formed principally by the first cycle decoder 146 and the multicycle or translated decoder 144 operating in the mode in which it decodes multicycle bytecodes that have been subject to first cycle decoding by the first cycle decoder 146. The programmable mapping hardware interpreter in this example can be considered to be formed by the bytecode translator 136 and the multicycle or translated decoder 144 in this instance operating subsequent to translation of a programmable bytecode. The fixed mapping hardware interpreter and the programmable mapping hardware interpreter may be provided in a wide variety of different ways and may share significant common hardware whilst retaining their different functions from an abstract point of view. All these different possibilities are encompassed within the present described techniques.

Figure 12 illustrates two 32-bit instruction words 200, 202 that span a virtual memory page boundary 204. This may be a 1kB page boundary, although other page sizes are possible.

The first instruction word 200 is within a virtual memory page that is properly mapped within the virtual memory system. The second instruction word 202 lies within a virtual memory page that is not at this stage mapped within the virtual memory system. Accordingly, a two-byte variable length instruction 206 that has its first byte within the instruction word 200 and its second byte within the instruction word 202 will have a prefetch abort associated with its second byte. Conventional prefetch abort handling mechanisms that, for example, only support instruction word aligned instructions may not be able to deal with this situation and could, for example, seek to examine and repair the fetching of the instruction word 200 containing the first byte of the variable length instruction 206 rather than focusing on the instruction word 202 containing the second byte of that variable length instruction word 206 that actually led to the abort.

Figure 13 illustrates a part of an instruction pipeline 208 within a data processing system for processing Java bytecodes that includes a mechanism for dealing with prefetch aborts of the type illustrated in Figure 12. An instruction buffer includes two instruction word registers 210 and 212 that each store a 32-bit instruction word. The Java bytecodes are each 8-bits in length, accompanied by zero or more operand values.

A group of multiplexers 214 serve to select the appropriate bytes from within the instruction word registers 210 and 212 depending upon the current Java bytecode pointer position indicating the address of the first byte of the current Java bytecode instruction to be decoded.

5

Associated with each of the instruction word registers 210 and 212 are respective instruction address registers 216, 218 and prefetch abort flag registers 220 and 222. These associated registers respectively store the address of the instruction word to which they relate and whether or not a prefetch abort occurred when that instruction word was  
 10 fetched from the memory system. This information is passed along the pipeline together with the instruction word itself as this information is typically needed further down the pipeline.

Multiplexers 224, 226 and 228 allow the input buffer arrangement to be  
 15 bypassed if desired. This type of operation is discussed above. It will be appreciated that the instruction pipeline 208 does not, for the sake of clarity, show all of the features of the previously discussed instruction pipeline. Similarly, the previously discussed instruction pipeline does not show all of the features of the instruction pipeline 208. In practice a system may be provided with a combination of the features shown in the two  
 20 illustrated instruction pipelines.

Within a bytecode decoding stage of the instruction pipeline 208, a bytecode decoder 230 is responsive to at least a Java bytecode from multiplexer 224, and optionally one or two operand bytes from multiplexers 226 and 228, to generate a  
 25 mapped instruction(s) or corresponding control signals for passing to further stages in the pipeline to carry out processing corresponding to the decoded Java bytecode.

If a prefetch abort of the type illustrated in Figure 12 has occurred, then whilst the Java bytecode itself may be valid, the operand values following it will not be valid  
 30 and correct operation will not occur unless the prefetch abort is repaired. A bytecode exception generator 232 is responsive to the instruction word addresses from the registers 216 and 218 as well as the prefetch abort flags from the registers 220 and 222 to detect the occurrence of the type of situation illustrated in Figure 12. If the bytecode exception generator 232 detects such a situation, then it forces a multiplexer 234 to issue

an instruction or control signals to the subsequent stages as generated by the bytecode exception generator itself rather than as generated by the bytecode decoder 230. The bytecode exception generator 232 responds to the detection of the prefetch abort situation of Figure 12 by triggering the execution of an ARM 32-bit code fragment  
5 emulating the Java bytecode being aborted rather than allowing the hardware to interpret that Java bytecode. Thus, the variable length Java instruction 206 that was subject to the prefetch abort will not itself be executed, but will instead be replaced by a sequence of 32-bit ARM instructions. The ARM instructions used to emulate the instruction are likely to be subject to data aborts when loading one or more of the operand bytes,  
10 with these data aborts occurring for the same reasons that prefetch aborts occurred when those bytes were originally fetched as part of the second instruction word 202, and it is also possible that further prefetch and data aborts will occur during execution of the ARM 32-bit code fragment. All of these aborts occur during ARM instruction execution and so will be handled correctly by existing abort exception handler  
15 routines.

In this way the prefetch abort that occurred upon fetching the bytecodes is suppressed (i.e. not passed through to the ARM core). Instead an ARM instruction sequence is executed and any aborts that occur with these ARM instructions will be dealt  
20 with using the existing mechanisms thus stepping over the bytecode that had a problem. After execution of the emulating ARM instructions used to replace the bytecode with an abort, execution of bytecodes may be resumed.

If the bytecode itself suffers a prefetch abort, then an ARM instruction marked  
25 with a prefetch abort is passed to the rest of the ARM pipeline. If and when it reaches the Execute stage of the pipeline, it will cause a prefetch abort exception to occur: this is a completely standard way of handling prefetch aborts on ARM instructions.

If the bytecode does not suffer a prefetch abort, but one or more of its  
30 operands do, as shown in Figure 12, then the software code fragment for that bytecode is called. Any ARM instructions passed to the rest of the ARM pipeline to cause the code fragment to be called will not be marked with a prefetch abort, and so will execute normally if and when they reach the Execute stage of the pipeline.

Figure 14 illustrates a logical expression of the type that may be used by the bytecode exception generator 232 to detect the type of situation illustrated in Figure 12. Denote by "Half1" whichever half of the swing buffer in Figure 13 (blocks 210, 216, 220 form one half, while blocks 212, 218, 222 form the other half, as denoted by the dashed lines around these elements in Figure 13) currently holds the first instruction word (200 in Figure 12), and by "Half2" the other half of the swing buffer, which holds the second instruction word (202 in Figure 12). Let PA(Half1) mean the contents of whichever of blocks 220 and 222 is in Half1, and similarly for Half2.

Then the indicators of the situation described in Figure 12 are that PA(Half1) is false, PA(Half2) is true, and the bytecode plus its operands span the boundary between the two swing buffer halves. (The fact that there is a page boundary marked there is simply because that is normally a requirement for it to be possible for the two PA() values to differ.)

In preferred designs such as ones where the swing buffer halves each store a word, and hardware-supported bytecodes are limited to a maximum of 2 operands, the formula for determining whether the bytecode plus its operands span the boundary is:

$$\begin{aligned} & ((\text{number of operands} = 1) \text{ AND } (\text{bcaddr}[1:0] = 1)) \\ & \text{OR } ((\text{number of operands} = 2) \text{ AND } (\text{bcaddr}[1] = 1)) \end{aligned}$$

where bcaddr is the address of the bytecode. This allows the logical expression shown in Figure 14 to be derived.

Other techniques for identifying a prefetch abort may be used, such as a variable length instruction starting within a predetermined distance of a memory page boundary.

Figure 15 schematically illustrates the structure of the support code associated with the Java bytecode interpretation. This is similar to the previously discussed figure, but in this case illustrates the inclusion of the pointers to bytecode exception handling code fragments that are triggered by bytecode exception events. Thus, each of the Java bytecodes has an associated ARM code fragment that emulates its operation. Furthermore, each of the bytecode exceptions that may occur has an associated portion

of ARM exception handling code. In the case illustrated, a bytecode prefetch abort handling routine 236 is provided to be triggered upon detection of the above discussed type of prefetch abort by the bytecode exception generator 232. This abort handling code 236 acts by identifying the bytecode at the start of the variable length instruction  
 5 that gave rise to its triggering, and then invoking the corresponding emulation code fragment for that bytecode within the collection of code fragments.

Figure 16 is a flow diagram schematically illustrating the operation of the bytecode exception generator 232 and the subsequent processing. Step 238 serves to  
 10 determine whether or not the expression of Figure 14 is true. If the expression is false then this process ends.

If step 238 has indicated the type of situation illustrated in Figure 12, then step 246 is executed which triggers a bytecode prefetch abort exception to be initiated by the  
 15 bytecode exception generator 232. The bytecode exception generator 232 may simply trigger execution of the ARM code bytecode prefetch abort handler 236. The abort handler 236 serves at step 248 to identify the bytecode which starts the variable length instruction and then at step 250 triggers execution of the code fragment of ARM instructions that emulate that identified bytecode.

20

The above described mechanism for dealing with prefetch aborts works well for situations in which there are four or fewer operands (i.e. five or fewer bytes in total), otherwise it would be possible for a bytecode and its operands to overflow the second buffer. In practice, the bytecodes for which it is preferred to provide a  
 25 hardware acceleration mechanism all have 0, 1 or 2 operands with the remainder of bytecodes being handled in software in all cases, principally due to their complexity.

Figure 17 illustrates an operating system 300 for controlling a plurality of user mode processes 302, 304, 306 and 308. The operating system 300 operates in a  
 30 supervisor mode and the other processes 302, 304, 306 and 308 operate in a user mode having fewer access rights to configuration control parameters of the system than does the operating system 300 operating in supervisor mode.

As illustrated in Figure 17 the processes 302 and 308 respectively relate to different Java Virtual Machines. Each of these Java Virtual Machines 302, 308 has its own configuration data formed of bytecode translation mapping data 310, 312 and configuration register data 314, 316. In practice, it will be appreciated that a single set of Java acceleration hardware is provided for executing both of the processes 302, 308, but when these different processes are using the Java acceleration hardware they each require it to be configured with their associated configuration data 310, 312, 314, 316. Thus, when the operating system 300 switches execution to a process using the Java acceleration hardware that is different from the previous process that used that hardware, then the Java acceleration hardware should be reinitialised and reconfigured. The operating system 300 does not do this re-initialisation and reconfiguration of the Java acceleration hardware itself, but indicates that it should be done by setting a configuration invalid indicator associated with the Java acceleration hardware to an invalid state.

15

Figure 18 schematically illustrates a data processing system 318 including a processor core 320 having a native instruction set (e.g. the ARM instruction set) and associated Java acceleration hardware 322. A memory 324 stores computer program code which may be in the form of ARM instructions or Java bytecodes. In the case of Java bytecodes, these are passed through the Java acceleration hardware 322 which serves to interpret them into a stream of ARM instructions (or control signals corresponding to ARM instructions) that may then be executed by the processor core 320. The Java acceleration hardware 322 includes a bytecode translation table 326 that requires programming for each Java Virtual Machine for which it is desired to execute Java bytecodes. Further a configuration data register 328 and an operating system control register 330 are provided within the Java acceleration hardware 322 to control its configuration. Included within the operating system control register 330 is a configuration valid indicator in the form of a flag CV that when set indicates that the configuration of the Java acceleration hardware 322 is valid and when unset that it is invalid.

30

The Java acceleration hardware 322 when it seeks to execute a Java bytecode is responsive to the configuration valid indicator to trigger a configuration invalid exception if the configuration valid indicator corresponds to the configuration data for

the Java acceleration hardware 322 being in an invalid form. The configuration invalid exception handler can be an ARM code routine provided in a manner similar to that discussed above for the prefetch abort handler. A hardware mechanism is provided within the Java acceleration hardware 322 that sets the configuration valid indicator to the form indicating that the configuration data is valid as the configuration exception is triggered and before the new valid configuration data has actually been written into place. Whilst it may seem counter intuitive to set the configuration valid indicator in this way before the configuration data has actually been written, this approach has significant advantages in being able to avoid problems that can arise with process swaps part way through the setting of the configuration data. The configuration exception routine then sets up the required configuration data for the Java Virtual Machine to which it corresponds by writing the bytecode translation table entries as discussed previously and any other configuration data register values 328 as required. The configuration exception code must ensure that the writing of the configuration data is completed before any other tasks are undertaken by the Java acceleration hardware 322.

Figure 19 schematically illustrates the operation of the operating system 300. At step 332, the operating system waits to detect a process switch. When a process switch is detected, step 334 determines whether or not the new process is one that uses the Java acceleration hardware 322 (also, as previously mentioned, called Jazelle). If the Java acceleration hardware 322 is not used, then processing proceeds to step 336 at which the Java acceleration hardware 322 is disabled before proceeding to step 339 at which execution is transferred to the new process. If the Java acceleration hardware 322 is used, then processing proceeds to step 338 at which a determination is made as to whether or not the new process being invoked is the same as the stored current owner of the Java acceleration hardware 322 as recorded by the operating system 300. If the owner has not changed (i.e. the new process is in fact the same as the last process that used the Java acceleration hardware 322), then processing proceeds to step 337 at which the Java acceleration hardware 322 is enabled prior to proceeding to step 339. If the new process is not the stored current owner, then processing proceeds to step 340 at which the configuration valid indicator is set to indicate that the current configuration of the Java acceleration hardware 322 is not valid. This is the limit of the responsibility of the operating system 300 for managing this configuration change, the actual updating of the



configuration data is left as a task to the Java acceleration hardware 322 itself operating with its own exception handling mechanisms.

After step 340, step 342 serves to update the stored current owner to be the new process before transfer of execution control is passed to step 337 and then step 339.

Figure 20 illustrates the operations performed by the Java acceleration hardware 322. At step 344 the Java acceleration hardware 322 waits to receive a bytecode to execute. When a bytecode is received, the hardware checks that the configuration valid indicator shows that the configuration of the Java acceleration hardware 322 is valid using step 346. If the configuration is valid, then processing proceeds to step 348 at which the received bytecode is executed.

If the configuration is invalid, then processing proceeds to step 350 at which the Java acceleration hardware 322 uses a hardware mechanism to set the configuration valid indicator to show that the configuration is valid. This could also be done by a program instruction within the exception handler if desired. Step 352 serves to trigger a configuration invalid exception. The configuration invalid exception handler may be provided as a combination of a table of pointers to code fragments and appropriate code fragments for handling each of the exceptions concerned, such as software emulation of an instruction, a prefetch abort (both of which have been discussed above), as in this case, or a configuration exception.

Step 354 serves to execute the ARM code that makes up the configuration invalid exception and that serves to write the configuration data required to the Java acceleration hardware 322. This ARM code may take the form of a sequence of coprocessor register writes to populate the programmable translation table 326 as well as other configuration registers 330. After step 354, step 356 jumps back into the Java bytecode program so as to re-attempt execution of the original bytecode.

30

If a process switch occurs during step 354 or step 358, it is possible that the configuration set up so far will be made invalid by the other process and the configuration valid indicator cleared by the operating system. In the Figure. 20 procedure , this results in going around the 344-346-350-352-354-loop again, i.e. in

reconfiguration being re-attempted from the start. When the bytecode does eventually actually get executed, the configuration is guaranteed to be valid.

5 Figure 21 illustrates a data processing system as shown in Figure 1 further incorporating a floating point subsystem. When an unhandled floating point operation occurs the floating point subsystem provides mechanisms to handle the unhandled floating point operation in ARM code.

10 An example of such a subsystem is the VFP software emulator system from ARM Limited of Cambridge, England. In the case of the VFP software emulator system all floating point operations are treated as unhandled floating point operations since there is no hardware available to perform the floating point operations. All floating point operations are therefore handled using the provided mechanisms to emulate the behaviour of the VFP in ARM code.

15

In the case of such systems unhandled floating point operations are precise, that is to say the point of detection of an unhandled floating point operation is the same as the point of occurrence of the unhandled floating point operation.

20 Figure 22 illustrates a data processing system as shown in Figures 1 and 21 further incorporating a floating point operation register and an unhandled operation state flag.

25 An example of such a subsystem is the VFP hardware system from ARM Limited of Cambridge, England. In the case of the VFP hardware system only certain types of floating point operation are treated as unhandled floating point operations, the remainder being handled by the VFP hardware.

30 The class of operations which may be subject to unhandled floating point operations include:

- division by zero
- operations involving a NaN
- operations involving an infinity
- operations involving denormalised numbers

In the case of such systems unhandled floating point operation may be imprecise, that is to say the point of detection of an unhandled floating point operation is not necessarily the same as the point of occurrence of the unhandled floating point operation.

An unhandled VFP operation occurs when the VFP coprocessor refuses to accept a VFP instruction that would normally form part of an ARM instruction stream but in the presence of a bytecode translator shown in Figure 1 may be the result of a bytecode which has been translated into a combination of ARM and VFP instructions.

In the case that an unhandled VFP operation occurs as part of an ARM instruction stream, the ARM mechanism for handling the unhandled VFP operation is to generate an undefined instruction exception and execute the undefined instruction handler installed on the undefined instruction vector.

In the case of the VFP software emulator system all VFP operations are treated as unhandled VFP operations and the same ARM mechanism applies, an undefined instruction exception is generated and the undefined instruction handler is executed.

When the unhandled VFP operation occurs as part of the ARM instruction stream the undefined instruction handler can see by inspecting the instruction stream that the instruction which caused the unhandled VFP operation was indeed a VFP instruction, not some other kind of undefined instruction and as the undefined instruction handler executes in a privileged mode it can issue the required coprocessor instructions to extract any internal state that it needs from the VFP coprocessor and complete the required instruction in software. The undefined instruction handler will use both the instruction identified in the ARM instruction stream and the internal state of the VFP to handle the unhandled operation.

On many VFP implementations, the instruction that caused the unhandled operation may not be the same as the instruction that was executing when the unhandled operation was detected. The unhandled operation may have been caused by

an instruction that was issued earlier, executed in parallel with subsequent ARM instructions, but which encounters an unhandled condition. The VFP signals this by refusing to accept a following VFP instruction, forcing the VFP undefined-instruction handler to be entered which can interrogate the VFP to find the original cause of the unhandled operation.

When Jazelle is integrated into a system containing a VFP subsystem the following apply:

- Java floating point instructions are translated by issuing the corresponding VFP instructions directly within the core using a set of signals having a direct correspondance to VFP instructions.
- The VFP may signal an unhandled operation condition if it encounters an unhandled operation.
- Jazelle intercepts the unhandled operation signal preventing it from being sent to the core and preventing the undefined instruction handler from executing as would happen if a VFP instruction in an ARM instruction stream signalled an incorrect operation. Instead Jazelle generates a Jazelle VFP exception which is handled by the Jazelle VM support code.

The VM support code, on encountering such a Jazelle VFP exception, should execute a VFP 'no-operation' instruction, ie. any VFP instruction which leaves the Jazelle state intact, such as an FMRX Rd, FPSCR instruction. This synchronises the VFP hardware with the support code and completes the operation of any VFP operation indicated by the floating point operation register in conjunction with the unhandled operation state flag which should be set in this case as an unhandled operation has just been encountered. Once the operation is complete the unhandled operation state flag will be cleared.

The approach exploits the fact that the instruction sequences issued by Jazelle are restartable as described in co-pending British Patent Application Number 0024402.0 filed on 5 October 2000 which is incorporated herein in its entirety by reference. Use of the technique described in the above reference in conjunction with this technique allows the instruction which caused the generation of the VFP instruction which caused the unhandled operation to be restarted.

Figure 23 illustrates for each of the Java floating point operations the corresponding VFP instructions which are issued by the Java bytecode translator. Note that only the VFP instruction which are issued are shown, the Java bytecode translator may issue additional ARM instruction(s) in conjunction with the VFP instructions. The Jazelle bytecode translator may also issue additional VFP loads and stores to load or store floating point values.

Figure 24 illustrates a sequence of instructions or signals corresponding to instructions that might be issued by the Jazelle bytecode translator for the sequence of Java bytecodes consisting of a 'dmul' bytecode followed by a 'dcmpg' bytecode. The illustrated sequence would occur if a (dmul, dcmpg) bytecode sequence were to be executed at a time that the double-precision registers D0, D1, and D2 hold the third from top, second from top and top elements of the Java execution stack respectively, and that the integer result of the bytecode sequence is expected to be placed in the integer register R0.

Figures 25, 27, 29 and 30 illustrate the sequence of operations when an unhandled floating point operation occurs at various points in the translated instruction sequence. Figures 25 and 29 illustrate the sequence of operations when the unhandled floating point operation is caused by the FMULD instruction. Figures 27 and 30 illustrate the sequence of operations when the unhandled floating point operation is caused by the FCMPD instruction. Figures 25 and 27 illustrate the sequence of operations when the signalling of unhandled floating point operations is imprecise. Figures 29 and 30 illustrate the sequence of operations when the signalling of unhandled floating point operations is precise.

As can be seen there are four possible sequence of events:

1) Figure 25: Imprecise unhandled operation detection, Java bytecode which signals the unhandled operation is not the same as that which caused the unhandled operation.

2) Figure 27: Imprecise unhandled operation detection, Java bytecode which signals the unhandled operation is the same as that which caused it despite the fact the the system uses imprecise unhandled operation detection. This is because the second

Java bytecode 'dcmppg' issues 2 VFP instructions for the one Java bytecode, the first of which causes the unhandled operation, the second of which signals it.

3) Figure 29: Precise unhandled operation detection, Java bytecode which signals the unhandled operation is the same as that which caused it.

5        4) Figure 30: Precise unhandled operation detection, Java bytecode which signals the unhandled operation is the same as that which caused it, however it is not known which of the two VFP instructions issued as a result of executing the 'dcmppg' bytecode actually caused and signalled the unhandled operation.

10        The combination of above mentioned restarting technique with this technique allows all these possible sequences of events to be handled correctly.

Figures 26 and 28 illustrate the state of the floating point operation register and the unhandled operation state flag at the point immediately after the unhandled  
15        operation is caused corresponding to the sequence of operations illustrated in figures 25 and 27 respectively.

Reference should be made to the co-pending British patent applications 0024399.8, 0024402.0, 0024404.6 and 0024396.4 all filed on 5 October 2000, and  
20        British patent application 0028249.1 filed on 20 November 2000 and United States patent application 09/731,060 filed on 7 December 2000 which also describe a Java bytecode interpretation system. The disclosure of these co-pending applications is incorporated herein in its entirety by reference.

## CLAIMS

1. Apparatus for processing data under control of a set of program instructions  
5 that map upon interpretation to data processing operations to be performed, said  
apparatus comprising:  
a fixed mapping hardware interpreter operable to interpret a fixed mapping  
group of said set of program instructions, whereby a program instruction from said  
fixed mapping group maps to a fixed sequence of one or more data processing  
10 operations; and  
a programmable mapping hardware interpreter operable to interpret a  
programmable mapping group of said program instructions, whereby a program  
instruction from said programmable mapping group maps to a sequence of one or  
more data processing operation that varies in dependence upon programming of said  
15 programmable mapping hardware interpreter.
2. Apparatus as claimed in claim 1, further comprising a software execution unit  
operable to interpret at least a software interpreted group of program instructions.
- 20 3. Apparatus as claimed in claim 2, wherein said software execution unit is one,  
or a combination of:  
a software interpreter; and  
a just in time compiler.
- 25 4. Apparatus as claimed in claim 1, wherein said programmable mapping  
hardware interpreter has a fixed set of sequences of one or more data processing  
operations to which program instructions from said programmable mapping group  
may be mapped.
- 30 5. Apparatus as claimed in any one of the preceding claims, wherein said  
programmable mapping hardware interpreter includes a programmable translation  
table that translates program instructions within said programmable mapping group  
into a sequence of one or more data processing operation to be performed.

6. Apparatus as claimed in claim 5, wherein said sequence of one or more data processing operations to be performed is specified with an operation value within said programmable translation table.
- 5 7. Apparatus as claimed in claim 6, wherein said programmable translation table is a content addressable memory addressed via a program instruction value to specify a corresponding operation value.
8. Apparatus as claimed in claim 6, wherein said programmable translation table  
10 is a random access memory with a program instruction value being decoded to address a storage location within said random access memory for a corresponding operation value.
9. Apparatus as claimed in any one of claims 5 to 8, wherein said programmable  
15 translation table includes an invalid entry trap operable to block storage of unsupported mappings within said translation table.
10. Apparatus as claimed in any one of the preceding claims, wherein said  
sequences of one or more data processing operations each comprise processing  
20 operations equivalent to one or more native program instructions of a processor core that is a target for said fixed mapping hardware interpreter and said programmable mapping hardware interpreter.
11. Apparatus as claimed in any one of the preceding claims, wherein said  
25 program instructions are Java bytecodes.
12. Apparatus as claimed in any one of the preceding claims, wherein said  
software interpreted group includes all those instructions not within said fixed  
mapping group or said programmable mapping group.
- 30 13. Apparatus as claimed in claim 12, wherein said software interpreted group includes all of said program instructions, said software interpreter being invoked when neither said fixed mapping hardware interpreter or said programmable mapping hardware interpreter can interpret a program instruction.



14. Apparatus as claimed in any one of the preceding claims, wherein said fixed mapping hardware interpreter and said programmable mapping hardware interpreter share at least some decoder hardware.

5

15. Apparatus as claimed in any one of the preceding claims, comprising a translation pipeline stage with a program instruction buffer operable to store program instructions to be interpreted providing an input to said translation pipeline stage such that program instructions are subject to a programmable mapping within said translation pipeline stage prior to further interpretation.

10

16. A method of processing data under control of a set of program instructions that map upon interpretation to data processing operations to be performed, said method comprising the steps of:

15

using a fixed mapping hardware interpreter to interpret a fixed mapping group of said set of program instructions, whereby a program instruction from said fixed mapping group maps to a fixed sequence of one or more data processing operations; and

20

using a programmable mapping hardware interpreter to interpret a programmable mapping group of said program instructions, whereby a program instruction from said programmable mapping group maps to a sequence of one or more data processing operations that varies in dependence upon programming of said programmable mapping hardware interpreter.

25

17. A method as claimed in claim 16, further comprising using a software execution unit to interpret at least a software interpreted group of program instructions.

30

18. A method as claimed in claim 17, wherein said software execution unit is one, or a combination of:

a software interpreter; and  
a just in time compiler.

19. A method as claimed in any one of the preceding claims, wherein said programmable mapping hardware interpreter has a fixed set of sequences of one or more data processing operations to which program instructions from said programmable mapping group may be mapped.

5

20. A method as claimed in any one of the preceding claims, wherein said programmable mapping hardware interpreter includes a programmable translation table that translates program instructions within said programmable mapping group into a sequence of one or more data processing operations to be performed.

10

21. A method as claimed in claim 20, wherein said sequence of one or more data processing operations to be performed is specified with an operation value within said programmable translation table.

15 22. A method as claimed in claim 21, wherein said programmable translation table is a content addressable memory addressed via a program instruction value to specify a corresponding operation value.

20 23. A method as claimed in claim 21, wherein said programmable translation table is a random access memory with a program instruction value being decoded to address a storage location within said random access memory for a corresponding operation value.

25 24. A method as claimed in any one of claims 20 to 23, wherein said programmable translation table includes an invalid entry trap operable to block storage of unsupported mappings within said translation table.

30 25. A method as claimed in any one of claims 16 to 24, wherein said sequences of one or more data processing operations each comprise processing operations equivalent to one or more native program instructions of a processor core that is a target for said fixed mapping hardware interpreter and said programmable mapping hardware interpreter.

26. A method as claimed in any one of claims 16 to 25, wherein said program instructions are Java bytecodes.

27. A method as claimed in any one of claims 16 to 26, wherein said software interpreted group includes all those instructions not within said fixed mapping group or said programmable mapping group.

28. A method as claimed in claim 27, wherein said software interpreted group includes all of said program instructions, said software interpreter being invoked when neither said fixed mapping hardware interpreter or said programmable mapping hardware interpreter can interpret a program instruction.

29. A method as claimed in any one of claims 16 to 28, wherein said fixed mapping hardware interpreter and said programmable mapping hardware interpreter share at least some decoder hardware.

30. A method as claimed in any one of claims 16 to 29, comprising a translation pipeline stage with a program instruction buffer operable to store program instructions to be interpreted providing an input to said translation pipeline stage such that program instructions are subject to a programmable mapping within said translation pipeline stage prior to further interpretation.

31. A computer program product for controlling a data processing apparatus to provide interpretation of a set of program instructions that map upon interpretation to sequences of one or more data processing operations to be performed, said computer program product comprising:

mapping configuration logic operable to program a programmable mapping hardware interpreter to interpret a programmable mapping group of program instructions, whereby a program instruction from said programmable mapping group maps to a sequence of one or more data processing operation that varies in dependence upon programming of said programmable mapping hardware interpreter.

32. A computer program product as claimed in claim 31, wherein said programmable mapping hardware interpreter has a fixed set of data processing

operations to which program instructions from said programmable mapping group may be mapped.

33. A computer program product as claimed in any one or claims 31 and 32,  
5 wherein said programmable mapping hardware interpreter includes a programmable translation table that translates program instructions within said programmable mapping group into a sequence of one or more data processing operation to be performed.

10 34. A computer program product as claimed in claim 33, wherein said sequence of one or more data processing operations to be performed is specified with an operation value within said programmable translation table.

35. A computer program product as claimed in any one of claims 33 and 34,  
15 wherein said programmable translation table includes an invalid entry trap operable to block storage of unsupported mappings within said translation table.

36. A computer program product as claimed in any one of claims 31 to 35,  
wherein said sequence of one or more data processing operations each comprise  
20 processing operations equivalent to one or more native program instructions of a processor core that is a target for said programmable mapping hardware interpreter.

37. A computer program product as claimed in any one of claims 31 to 36,  
wherein said program instructions are Java bytecodes.

25

38. A computer program product as claimed in any one of claims 31 to 37,  
comprising a software execution unit operable to interpret program instructions.

39. A computer program product as claimed in claim 38, wherein said software  
30 execution unit is one, or a combination, of:

a software interpreter; and

a just in time compiler.

40. Apparatus for processing data substantially as hereinbefore described with reference to the accompanying drawings.
41. A method of processing data substantially as hereinbefore described with  
5 reference to the accompanying drawings.
42. A computer program product for controlling a data processing apparatus substantially as hereinbefore described with reference to the accompanying drawings.

---

### ABSTRACT

Program instructions in the form of Java bytecodes may be subject to fixed  
5 mappings to processing operations or programmable mappings to processing  
operations. A system is provided with a fixed mapping hardware interpreter, a  
programmable mapping hardware interpreter and a software interpreter. The fixed  
mapping hardware interpreter is able to provide high speed interpretation of the  
common and simple bytecodes. The programmable mapping hardware interpreter is  
10 able to provide high speed interpretation of the simple and performance critical  
programmable bytecodes with the remaining bytecodes and more complicated  
bytecodes being handled by the software interpreter.

15

[Figure 11]



**This Page Blank (uspto)**






Fig. 3

**This Page Blank (uspto)**


3/20

do\_iadd

LDRB R4, [R14, #1]! — Load next Java bytecode and update bytecode pointer  
 LDR R1, [Rstack, #-4]! — POP first operand from stack  
 LDR R0, [Rstack, #-4]! — POP second operand from stack  
 LDR R12, [Rexc, R4, LSL#2] — Get address of code fragment for next bytecode  
 ADD R0, R0, R1 — Perform integer add  
 STR R0, [Rstack], #4 — PUSH result to stack  
 BXJ R12 — Do next bytecode in hardware/software

Fig. 4

Fig. 5



**This Page Blank (uspto)**

***This Page Blank (uspto)***

4/20




Fig. 6

***This Page Blank (uspto)***

5/20

	Bytecode	Operation
Fixed bindings	0	Fixed 0
	1	Fixed 1
	⋮	⋮
	201	Fixed 201
	202	Fixed 202
programmable bindings		
Fixed bindings	254	Fixed 254
	255	Fixed 255

Fig. 7

*This Page Blank (uspto)*



6/20




Fig. 8




Fig. 9

*This Page Blank (usptc)*

7/20

Start

Initialisation

clear table and  
set translation table  
pointer to top of  
table

110

Hardware  
Performed




Fig. 10

More program instruction  
values to program?

Y  
116

End

***This Page Blank (uspto)***

8/20

Next Stage

130

Java Decoder

128

Translation

126




Fig. 11

**This Page Blank (uspto)**




Fig. 12

$(PA(Half1) = False) \text{ AND } (PA(Half2) = True)$   
 AND

$((\text{number of operands} = 1) \text{ AND } (bcadd[1:0] = 11))$   
 OR  $((\text{number of operands} = 2) \text{ AND } (bcadd[1] = 1))$

Fig. 14

*This Page Blank (uspto)*



Next  
Stage








Fig. 13

208



**This Page Blank (uspto)**

11/20

Jump to  
Support Code



⋮



236



⋮

Fig. 15

This Page Blank (uspto)

12/ 20




Fig. 16

This Page Blank (uspto)

13/20




Fig. 17




Fig. 18

**This Page Blank (uspto)**



14/20




Fig. 19

This Page Blank (uspto)




Fig. 20

**This Page Blank (uspie,**

16 / 20




Fig. 21




Fig. 22

Single precision			Double precision		
fadd	FADDS	Sd, Sn, Sm	dadd	FADDD	Dd, Dn, Dm
fsub	FSUBS	Sd, Sn, Sm	dsub	FSUBD	Dd, Dn, Dm
fmul	FMULS	Sd, Sn, Sm	dmul	FMULD	Dd, Dn, Dm
fdiv	FDIVS	Sd, Sn, Sm	ddiv	FDIVD	Dd, Dn, Dm
frem	Not implemented in HW		drem	Not implemented in HW	
fneg	FNEGS	Sd, Sm	dneg	FNEGD	Dd, Dm
f2d	FCVTDS	Dd, Sm	d2f	FCVTSD	Sd, Dm
f2i	FTOSIZS	Sd, Sm	d2i	FTOSIZD	Sd, Dm
f2l	Not implemented in HW		d2l	Not implemented in HW	
i2f	FSITOS	Sd, Sm	i2d	FSITOD	Dd, Sm
l2f	Not implemented in HW		l2d	Not implemented in HW	
fcmpl	FCMPS/FMSTAT		dcmpl	FCMPD/FMSTAT	
fcmpg	FCMPS/FMSTAT		dcmpg	FCMPD/FMSTAT	

Fig. 23

**This Page Blank (uspto)**

17/20

```
dmul
    FMULD D1, D2, D1
dcmpg
    FCMPD D0, D1
    FMSTAT
    MVNMI R0, #0
    MOVEQ R0, #0
    MOVGT R0, #1
<next Java bytecode>
```

Fig. 24

```
FMULD D1, D2, D1
FCMPD D0, D1
```

```
; Causes unhandled operation
; Unhandled operation signalled here
```

```
+-----+
| To ARM state to          | ; unhandled operation handler executes
| emulate byte code       | ; VFP read status instruction to
|                           | ; trigger VFP exception handling
|       FMRX Rd, FPSCR    | ; if unhandled operation state flag
|                           | ; is set
+-----+
| Unhandled operation state flag is |
| set so perform VFP exception handling |
|                                     |
|                                     | <Read Floating Point Operation Register>
|                                     | <Emulate FMULD tos-1, tos, tos-1 in SW>
|                                     | <Clear Unhandled Operation State Flag>
|                                     |
+-----+
| Return to unhandled operation handler
| <Re-attempt execution of FMRX Rd, FPSCR instruction,
| without triggering VFP exception handling this time>
| <Flush Java stack to memory>
LDRB    R4, [R14]          ; Load bytecode which triggered
                           ; unhandled operation
LDR     R12, [Rexc, R4, LSL #2] ; Get address of code fragment
                           ; to emulate 'dcmpg' instruction
BX      R12                ; Branch to code fragment.
                           ; Note use of BX rather than
                           ; BXJ because we do not want
                           ; this to be executed in HW
|
|
| V
Branch to dcmpg emulation code
|
| V

LDRB    R4, [R14, #1]!      ; Load next Java bytecode
                           ; and update bytecode pointer
FLDD    D1, [Rstack, #-8]!  ; Pop first operand from stack
                           ; 1 Double = 2 stack words
FLDD    D0, [Rstack, #-8]!  ; Pop second operand from stack
                           ; 1 Double = 2 stack words
LDR     R12, [Rexc, R4, LSL #2] ; Get address of code fragment
                           ; for next bytecode
FCMPD   D0, D1              ; Compare the 2 doubles
FMSTAT                      ; Read result of compare
MVNMI   R0, #0              ; Result = -1 if <
MOVEQ   R0, #0              ; Result = 0 if =
MOVGT   R0, #1              ; Result = 1 if >
STR     R0, [Rstack], #4    ; Push result to stack
BXJ     R12                 ; Do next bytecode in
                           ; hardware/software
```

Fig. 25

***This Page Blank (uspto)***



18/20




Fig. 26

```

FMULD    D1, D2, D1    ; Executes as normal
FCMPD    D0, D1        ; Causes unhandled operation
FMSTAT   ; Unhandled operation signalled here
  
```

```

+-----+
| To ARM state to emulate byte code | ; unhandled operation handler executes
+-----+
| FMRX Rd, FPSCR | ; VFP read status instruction to
+-----+
| | ; trigger VFP exception handling
| | ; if unhandled operation state flag
| | ; is set
+-----+
  
```

```

Unhandled operation state flag is
set so perform VFP exception handling
  
```

```

<Read Floating Point Operation Register>
<Emulate FCMPD tos-1, tos>
<Clear Unhandled Operation State Flag>
  
```

```

+-----+
| Return to unhandled operation handler
| <Re-attempt execution of FMRX Rd,
| FPSCR instruction without trigger VFP exception this time>
| <Flush Java stack to memory>
LDRB     R4, [R14] ; Load bytecode which triggered
; unhandled operation
LDR      R12, [Rexc, R4, LSL #2] ; Get address of code fragment
; to emulate 'dcmpg' instruction
BX       R12 ; Branch to code fragment.
; Note use of BX rather than
; BXJ because we do not want
; this to be executed in HW
V
Branch to dcmpg emulation code
V
  
```

```

LDRB     R4, [R14, #1]! ; Load next Java bytecode
; and update bytecode pointer
FLDD     D1, [Rstack, #-8]! ; Pop first operand from stack
; 1 Double = 2 stack words
FLDD     D0, [Rstack, #-8]! ; Pop second operand from stack
; 1 Double = 2 stack words
LDR      R12, [Rexc, R4, LSL #2] ; Get address of code fragment
; for next bytecode
FCMPD    D0, D1 ; Compare the 2 doubles
FMSTAT   ; Read result of compare
MVNMI    R0, #0 ; Result = -1 if <
MOVEQ    R0, #0 ; Result = 0 if =
MOVGT    R0, #1 ; Result = 1 if >
STR      R0, [Rstack], #4 ; Push result to stack
BXJ      R12 ; Do next bytecode in
; hardware/software
  
```

Fig. 27

This Page Blank (uspic,

Figure 1

Floating Point Subsystem
FCMPD tos-1, tos
1

Floating Point Operation Register

Unhandled Operation State Flag

Fig. 28

```

FMULD    D1,D2,D1          ; Causes and signals unhandled operation
|
+-----+
To ARM state to emulate byte code      | FMRX Rd, FPSCR   ; unhandled operation handler executes
                                         |               ; VFP read status instruction to
                                         |               ; trigger VFP exception handling
                                         |               ; if unhandled operation state flag
                                         |               ; is set. Since with precise unhandled
                                         |               ; operation detection there is no
                                         |               ; unhandled operation state flag the
                                         |               ; VFP exception handling will never
                                         |               ; be triggered
                                         +-----+
<Flush Java stack to memory>

LDRB     R4, [R14]         ; Load bytecode which triggered
                           ; unhandled operation

LDR      R12, [Rexc, R4, LSL #2] ; Get address of code fragment
                                   ; to emulate 'dmul' instruction

BX       R12                ; Branch to code fragment.
                           ; Note use of BX rather than
                           ; BXJ because we do not want
                           ; this to be executed in HW
                           |
                           |
                           V
Branch to dmul emulation code
                           |
                           V

LDRB     R4, [R14, #1]!    ; Load next Java bytecode
                           ; and update bytecode pointer

FLDD     D1, [Rstack, #-8]! ; Pop first operand from stack
                           ; 1 Double = 2 stack words

FLDD     D0, [Rstack, #-8]! ; Pop second operand from stack
                           ; 1 Double = 2 stack words

LDR      R12, [Rexc, R4, LSL #2] ; Get address of code fragment
                                   ; for next bytecode (dcmpg)

FMULD    D0, D0, D1        ; Retry the multiply. This will
                           ; encounter the same problem as
                           ; before, detected precisely, } in
                           ; but executing ARM instructions
                           ; rather than bytecodes. The VFP
                           ; exception handler can handle
                           ; this without problems.

FSTD     D0, [Rstack], #8  ; Push result, 2 words

BXJ      R12               ; Do next bytecode (dcmpg) in
                           ; hardware/software

```

Fig. 29

**This Page Blank (uspto)**

FMULD  
FCMPD

D1, D2, D1  
D0, D1

20/20

; Causes and signals unhandled operation

```

+-----+
To ARM state to      |      ; unhandled operation handler executes
emulate byte code    |      ; VFP read status instruction to
                    FMRX Rd, FPSCR ; trigger VFP exception handling
                    |      ; if unhandled operation state flag
                    |      ; is set. Since with precise unhandled
                    |      ; operation detection there is no
                    |      ; unhandled operation state flag the
                    |      ; VFP exception handling will never
                    |      ; be triggered

```

<Flush Java stack to memory>

```

LDRB    R4, [R14]      ; Load bytecode which triggered
                    ; unhandled operation
LDR     R12, [Rexc, R4, LSL #2] ; Get address of code fragment
                    ; to emulate 'dcmpg' instruction
BX      R12            ; Branch to code fragment.
                    ; Note use of BX rather than
                    ; BXJ because we do not want
                    ; this to be executed in HW

```

Branch to dcmpg emulation code

```

LDRB    R4, [R14, #1]! ; Load next Java bytecode
                    ; and update bytecode pointer
FLDD    D1, [Rstack, #-8]! ; Pop first operand from stack
                    ; 1 Double = 2 stack words
FLDD    D0, [Rstack, #-8]! ; Pop second operand from stack
                    ; 1 Double = 2 stack words
LDR     R12, [Rexc, R4, LSL #2] ; Get address of code fragment
                    ; for next bytecode
FCMPD   D0, D1          ; Retry the comparison. This will
                    ; encounter the same problem as re
                    ; before, detected precisely,
                    ; but executing ARM instructions
                    ; rather than bytecodes. The VFP
                    ; exception handler can handle
                    ; this without problems.
FMSTAT
MVNMI   R0, #0          ; Read result of compare
MOVEQ   R0, #0          ; Result = -1 if <
MOVGT   R0, #1          ; Result = 0 if =
STR     R0, [Rstack], #4 ; Result = 1 if >
BXJ     R12            ; Push result to stack
                    ; Do next bytecode in
                    ; hardware/software

```

Fig. 30

This Page Blank (uspto)